is achieved via a test circuit exclusively developed for detecting degradation and implemented onboard power converters. In situ health monitoring avoids the fallout of a disrupted field service due to power converter teardown prior to inspection. This paper proposes an online detection technique for IGBT chip failures in high-voltage (HV) multichip IGBT power modules as their applications are mostly critical [40] - [42] . A typical multichip module is depicted in Fig. 1 , which shows a 3.3-kV, 800-A single switch IGBT power module (DIM800NSM33-F) from Dynex Semiconductor Limited that was used for experimentation. DIM800NSM33-F has 16 IGBT chips and 8 antiparallel diodes. This paper focusses only on the health monitoring of the IGBT chips and not the diode chips. IGBTs have a more complex semiconductor structure and due to the gate a more complex chip surface structure which makes IGBT chip less reliable compared to diodes. Also, IGBTs experience higher turn-ON and turn-OFF losses compared to diodes and are therefore more stressed. Finally, in large power modules, it is common to have more IGBT chips than diode chips due to the different current density for each device type.
Bond wire failure is one of the primary failure mechanisms of the IGBT module. For an IGBT chip, since several bond wires are employed for the chip connection, it remains functional upon the initial occurrence of one bond-wire liftoff. However, an IGBT chip eventually ceases to function when all of its bond wires fail. Likewise, upon the initial chip failure, a multichip IGBT module still remains functional due to several IGBT chips being in parallel [33] , [44] . Nevertheless, an IGBT power module's robustness is in line with its health conditions, which depends on each of the constituent chips. Eventually, the power module fails outright. In this regard, this paper proposes the IGBT chip failure as a health-monitoring precursor for multichip IGBT power modules.
A new method for detecting the IGBT chip failures in multichip HV IGBT power modules is presented in this paper by monitoring the pre-threshold voltage (V GE(pre−th) ), which takes place during the turn-ON transient of gate-emitter voltage V GE . A distinct advantage of V GE(pre−th) is that it is measured before the conduction of the IGBT collector current (I C ) and, hence, does not suffer from changes in the load current or the noise 0885-8993 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information.
caused by the switching ON of the device after the threshold point. Furthermore, V GE(pre−th) does not require HV isolation and HV insulation as all of the measurement circuitry is on the gate side rather than the HV collector side. For HV isolation, we refer to the electric circuitry employed for isolation between the HV and the gate-emitter circuits. For HV insulation, we mean the insulation of the cables and the components. Unlike current sensor−based methods, V GE(pre−th) uses a simple low-cost and lightweight voltage sensor, which can be easily embedded into any gate driver. This paper discusses the theoretical analysis and hardware implementation of V GE(pre−th) on the gate driver of the 16-chip DIM800NSM33-F, where V GE(pre−th) is monitored at a fixed time instant from the IGBT turn-ON command. It is shown that the sensitivity is 500 mV per IGBT chip failure and the results are consistent under different operational and environmental conditions. As it is measured before the IGBT's turn-ON threshold, V GE(pre−th) can be embedded within a standard pulsewidth-modulated (PWM) controller.
II. COMPARISON OF EXISTING HEALTH MONITORING METHODS
Over the last two decades, many efforts have been dedicated to online bond-wire failure detection of IGBT power devices. Most of the research focuses on the IGBT health-sensitive parameters (HSPs), which can be measured externally through the main terminals-collector, gate, and emitter (as well as Kelvin connectors where appropriate)-of an IGBT module. A selection of these methods is presented in Table I . Table I shows five HSPs to determine bond-wire failure (V CE (ON) , R CE (ON) , dV CE /dt) and chip failure (I G(peak) ). A chip failure means the loss of all bond wires connected to one chip. It is well known that the temperature dependency of an HSP can conceal their failure signature or depreciate their ability to detect a bond wire/chip failure. In order to determine the impact that T v j has on the reading of bond-wire failure and chip failure, the relative sensitivity for bond wire/chip failures and the relative sensitivity for T v j are shown in Table I . The quotient of both indicates how immune each HSP is from T v j changes. As HSPs are measured in different units-V CE (ON) is measured in V, dV CE /dt in V/s, I G(peak) in A, and R CE (ON) in Ω-a direct comparison of their sensitivity to temperature changes or to changes in the number of bond-wire failure or chip failure is difficult. As such, the sensitivity of each HSP must be normalized for comparison. Relative sensitivity is a normalized parameter and shown in (1) . In (1), "Variation" is either the T v j reading of HSP for a given temperature above room temperature or the reading of HSP for a given number of bond-wire or chip failures. "Baseline value" is either the T v j reading of HSP at room temperature or the reading of HSP where all bond wires or chips are healthy
Relative Sensitivity = |Variation| Baseline value r o o m t e m p e r a t u r e × 100%.
(
In Table I , R CE (ON) and dV CE /dt have weak immunity. That is because both have the highest temperature-dependent HSPs with 0.44% and 0.17%, respectively, which causes challenges in reading bond-wire liftoffs. According to the references stated in the table, both techniques are not able to detect the first bond-wire liftoff. R CE (ON) is effective in determining the second bond-wire liftoff, whereas dV CE /dt is only capable of detecting the fourth bond-wire liftoff, and hence, they cannot be regarded as good HSPs for single bond-wire liftoff. V CE (ON) measured at load current also has a weak immunity. However, V CE (ON) measured at the inflexion point shows the strongest resistance to T v j variation. Measurement of V CE (ON) requires regrettably HV isolation, and the measurement circuit must deal with large V CE voltage swings ranging from kilovolts during the blocking stage to a few volts during the ON-state stage. I G(peak) has a strong immunity to T v j changes, but detecting a peak gate current value is difficult to implement practically. As gate currents are relatively small and measurements are taken close to the IGBT module, the detection circuit must also deal with EMI challenges.
So far, the techniques in Table I have only been applied to IGBT switches with only one or two chips. HSP will become more challenging when there are more IGBT chips in parallel, which are typical in multichip IGBT power modules. The main challenge is the increase in the complexity in the physics of failure as well as their characteristic formation, owing to the inhomogeneous power semiconductor chips combined with the heterogeneous construction of power modules. This can lead to an accelerate chip failure subject to operational stresses, which can depreciate the HSPs or conceal their failure signature. Multichip IGBT power modules are designed for large current ratings, and the number of chips connected in parallel depends on the chip current rating and the load current rating. The proposed method for detecting the IGBT chip failures in multichip HV IGBT power modules is presented next.
III. PRE-THRESHOLD VOLTAGE AS HSP
The gate-emitter circuitry comprises R G (ext) , R G (int) , C GE , and C GC , which form an RC circuit with V GG , as shown in Fig. 2 . R G (int) and R G (ext) are the internal and the external gate resistors, respectively. C GE and C GC are the gate-emitter and the gate-collector capacitors of the IGBT. V GG is the gate voltage supply.
Equation (2) describes the exponential rising of V GE at turn-ON before threshold voltage V GE(th) , which is shown in Fig. 2 [47]- [49] . In Fig. 2 threshold point at t 1 is due to the charging of the capacitive IGBT gate structure, which is necessary prior to the IGBT module switching ON V GE(pre−th) (t)
where t is the time and R G is the total gate resistance, which includes R G (int) and R G (ext) . C ies is the gate input capacitance given by
In multichip IGBT power modules, each of the paralleled IGBT chips exhibits an inherent gate input capacitance and an internal gate resistance, as shown in Fig. 3 . Thus, a healthy IGBT power module has an overall internal gate resistance R G(int),total (R G(int),total = R G(int) /n) and gate input capacitance C ies,total (C ies,total = (C GE + C GC ) • n), with R G (int),total and C ies,total , respectively, being the lumped resistances and capacitances by taking each parallel connected chip n into account. DIM800NSM33-F IGBT modules have a typical C ies,total of 144 nF and R G (int),total of 135 μΩ [43] . In the case of the total loss of bond-wire connections to an IGBT chip, the effective interchip connection will be altered, resulting in a corresponding decline in C ies,total and a rise in R G (int),total . This partial open-circuit fault within the multichip module may not necessarily lead to an outright module breakdown but will cause changes to its gate dynamic performance due to the R G (int),total and C ies,total changes with every chip failure, and therefore, the V GE trajectory will be altered and the baseline value of V GE(pre−th) , as defined in (2) and Fig. 2 , will be shifted, as shown in Fig. 4 . A limitation of the proposed V GE(pre−th) method is that single bond-wire liftoffs cannot be detected. This is because singular bond-wire failures prior to outright chip failure will not cause changes to R G (int),total and C ies,total because the chip is still connected and functional through the remaining bond wires. For this reason, it is the loss of all emitter bond wires connected to a chip, which results in an outright chip failure that V GE(pre−th) can detect. Considering multichip power modules such as the DIM800NSM33-F IGBT power module, which has 16 IGBT chips and each chip has 8 emitter bond wires, resulting in 128 emitter bond wires in total, the loss of a single or few bond wires will not affect the operation at the rated current of the power module. Fig. 4 shows that V GE always starts from a fixed voltage level and as V GE(th) changes with chip failures, the trajectory of the V GE will also change. Consequently, when measuring at a fixed point of time before V GE(th) , the voltage level changes with the number of chips, and this effect can be used as an HSP for IGBT chip failures. The HSP is therefore called the prethreshold voltage V GE(pre−th) . This knowledge allows the use of a simple counter that determines the point of measurement slightly before V GE(th) is reached. The counter will be triggered by the PWM signal to synchronize the measurement of V GE(pre−th) .
Although IGBT power modules would continue to operate after the initial chip failures due to the paralleling of the chips, when more chips continue to fail, a warning status is reached that can be determined as critical. This means that beyond the loss of a certain amount of chips the power module will fail. The number of acceptable loss of chips depends on the application, and this decision lies with the customer. Generally, the loss of 10% of the silicon chips can be regarded as acceptable. Therefore, for the DIM800NSM33-F module, the detection of 2 chip failures out of 16 has been set as the safety margin. Consequently, the experimentations discussed next are for the initial two chip failures of the DIM800NSM33-F.
IV. EXPERIMENTAL SETUP
A purpose-built HV high-current IGBT test rig was set up based on the schematic in Fig. 5 to investigate the proposed V GE(pre−th) method for detecting IGBT chip failures.
In Fig. 5 , a 400 μH inductive load was utilized, and the dc-link supply voltage and current were set to 1800 V dc and 800 A dc, respectively. The IGBT at the top is OFF at all times and is employed as an antiparallel diode. The 16-chip IGBT module under test was pulsed from a gate driver with a voltage supply ranging from −10 to +15 V. The gate driver used is the 2SC0535T2A1-33 from CONCEPT [50] . 3.9 Ω gate resistors for turn-ON (R G (ext),on ) and 6.2 Ω gate resistors for turn-OFF (R G (ext),off ) were used between the ideal pulsed voltage supply and the IGBT gate terminal. The gate resistors used are thickfilm surface-mount resistors 1206, which are recommended in the gate driver datasheet, application note, and manual [50] - [52] . The film surface-mount resistors 1206 are typically used in gate driver circuits for real applications due to their low resistance tolerance of 1% and high-power proofing to minimize the gate-loop inductances (typical with wire wound resistors which could alter the switching performance of the IGBT [53] ). A liquid temperature-controlled heatsink was used to alter the IGBT power module's baseplate temperature T C , which, in turn, varies T v j according to
where P D and Z Th(j c) are the IGBT power dissipation and the thermal impedance between the IGBT junction and case, respectively. A settling time is required to fulfill T v j = T C . The IGBT baseplate temperature (T C ) was measured with thermocouples. The thermocouples used are Type K stainless steel washer probes with a tolerance of +/−1.5°C [54] . In order to average out the thermocouple errors, six thermocouples were placed around the IGBT module mounting holes on the baseplate. For characterization, the IGBT V GE waveform was measured by the oscilloscope to determine the best point of V GE(pre−th) measurement just before V GE(th) . A photograph of the test rig is shown in Fig. 6 . IGBT chip failure has been emulated by cutting off all the emitter bond wires of the IGBT chip. Consequently, the loss of 8 emitter bond wires connected to one chip, which results in an outright chip failure, is referred to as "1 chip loss" in the context. The loss of 16 emitter bond wires connected to two chips leads to the loss of two IGBT chips, which is referred to as "2 chip loss," and the healthy state before chip failure is referred to as the "baseline" in the experiments. An access hatch shown in Fig. 7 (a) was developed in order to access the IGBT chips and cut off the emitter bond wires of one or two IGBT chips, as shown in Fig. 7(b) . V. CHARACTERIZATION OF V GE(pre−th) Fig. 8(a) shows the experimental results of V GE(pre−th) for initial two chip failures on DIM800NSM33-F power module at T v j of 20°C. Fig. 8(b) illustrates the measurement point of V GE(pre−th) using a fixed time delay of 1.2 μs after V GE starts rising from −10 V. The results show that two successive IGBT chip failures of the 16-chip DIM800NSM33-F revealed a consistent trend on V GE(pre−th) that the voltage level V GE(pre−th) rises with every chip failure. Fig. 9 shows that V GE(pre−th) is not affected by the switching transients of V CE and I C as the distortion of the uniform trend on V GE occurs after V GE(th) when V CE transient begins to fall and I C begins to conduct/rise. Hence, V GE(pre−th) has an advantage that it is not affected by the switching transients of collectoremitter voltage V CE and I C or changes in the load size.
In practice, the dc-link supply voltage (V dc−link ) is regulated to a 5% fluctuation [55] . Variations in the dc-link voltage levels impact on V GE (t), as shown in (5). However, the term dV CE /dt in (5) remains zero 0 until V GE (t) reaches V GE(th) . At V GE(th) , current starts flowing in the IGBT and dV CE /dt becomes dV CE /dt ࣔ 0 impacting on the voltage V GE (t). Therefore, the proposed measurement is independent of dc-link supply voltage changes Fig. 9 . Clearance of V G E (pre−th ) from I C and V C E switching noise at different IGBT health states.
A. Performance with Respect to Temperature Changes
Equation (2) shows that V GE(pre−th) is related to R G (int) , which is a temperature-sensitive parameter [11] , [12] . Hence, R G (int) can cause a variation on the gradient of the V GE waveform when the IGBT chip temperature changes. V GE(th) is another temperature-sensitive parameter that is related to V GE(pre−th) , as depicted in Fig. 2 . V GE(th) can be expressed [56] , [57] as
where V FB is the flat band voltage, γ is the body effect parameter, and Ø F is the Fermi energy, which is given by
with n i being the intrinsic density, N A being the substrate concentration, and Ø T being the thermal voltage given by
where k is the Boltzmann's constant, q is the charge of an electron, and T is the temperature. The intrinsic density n i in (7) can be written as
where E g is the energy gap.
Equations (8) and (9) show that the thermal voltage Ø T (8) and the intrinsic carrier concentration n i (9) are temperaturedependent parameters, which account for the temperature dependency of V GE(th) . The flat band voltage in (6) has also been reported as temperature dependent [28] . Consequently, when V GE(th) varies with temperature, it varies the gradient of the V GE waveform, which can influence V GE(pre−th) . Therefore, it is essential to investigate how V GE(pre−th) is influenced by the temperature and by the loss of chips. For this investigation, the temperature of the IGBT module has been varied through the heat plate. Tests at different temperatures are carried out before and after the chip failures. Fig. 10 shows the results of T v j changes and the chip failures. The results in Fig. 10 show linear relationships between V GE(pre−th) and chip failures at each of the three temperatures. The results indicate that temperature variations do not affect the chip failure signature in V GE(pre−th) . The reason is that gateemitter voltage waveforms are very close with a small negative sensitivity of −2.5 mV/°C when T v j changes from 20 to 100°C before the chip failure. The same observation is made when the power module lost one or two chips. Fig. 10 shows clearly that once the first chip has failed, there is a jump in the V GE(pre−th) level compared to the healthy module, with a positive sensitivity of 500 mV/chip failure which is a significantly bigger change in voltage compared to the voltage change generated by the temperature as the T v j sensitivity is only −2.5 mV/°C. Another +500 mV jump in V GE(pre−th) is detected when the second chip becomes disconnected with the bond wires. Consequently, it can be concluded that V GE(pre−th) is immune to T v j changes as the change in V GE(pre−th) due to changes in T v j is always lower compared to the voltage change caused by the disconnected chips. Based on Fig. 10 , a warning system for the power module tested can be easily implemented with a simple lookup table that holds the following information: V GE(pre−th) < 2.0 V: power module is healthy (baseline); 2.0 V < V GE(pre−th) < 2.8 V: one IGBT chip has failed; and V GE(pre−th) > 2.8 V: two IGBT chips have failed.
In Table I , I G(peak) is the only HSP for IGBT chip failure detection, which can be compared with V GE(pre−th) . Using (1), the relative sensitivity of V GE(pre−th) is 0.11% for T v j and 28.7% for chip failures. This compares well with I G(peak), which has a strong immunity to T v j with a T v j relative sensitivity of 0.05% and the chip failure sensitivity of 36%. However, V GE(pre−th) has been applied to multichip IGBT power modules (16-chip), whereas I G(peak) was only applied to 2-chip IGBTs. The main advantage of V GE(pre−th) over I G(peak) is that V GE(pre−th) employs a voltage sensor, while I G(peak) utilizes a current sensor. In general, voltage sensors are cheaper, simpler, and lightweight compared to current sensors; hence, voltage-based HSPs are preferred from a practical perspective [47] .
B. Changes in R G (ext)
R G (ext) is one of the most influential components on V GE(pre−th) according to (2) . R G (ext) is located on the IGBT power module's external circuitry and is temperature sensitive. For this reason, the impact of changes in R G (ext) has been investigated.
The gate resistors employed for R G (ext) have a temperature coefficient of resistance (TCR) of 100 ppm/K, and thus, the overall turn-ON resistance changes from 3.9 to 3.93 Ω for an 80°C rise in temperature rise of the 3.9 Ω R G (ext),on utilized [53] . This effect was examined with the next available R G (ext),on of 3.96 Ω. The results in Fig. 11(a) depict a negligible impact on the chip failure signature of V GE(pre−th) . Fig. 11(b) shows nine V GE(pre−th) measurements with R G (ext),on of 3.9 Ω, R G (ext),on of 3.96 Ω and R G (ext),on of 4.27 Ω in healthy, 1 chip failure and 2 chip failure conditions. The maximum error in the 3.9 and 3.96 Ω measurements is only 4.5% and does not have an impact on the chip failure signature of V GE(pre−th) .
The sizing of R G (ext) depends on the application. Fig. 11 (b) includes three V GE(pre−th) measurements for 5% increase in R G (ext),on when it is physically changed to 4.27 Ω. The results show that only two chip failures can be detected as a V GE(pre−th) reading of 1.42 V for the first chip failure falls within the baseline threshold and only the 2.2 V reading for two chip failures exceeded the baseline threshold. However, the V GE(pre−th) reading of 2.2 V for two chip failures with R G (ext),on of 4.27 Ω is within the one chip failure threshold of 2.0 V < V GE(pre−th) < 2.8 for this power module. Hence, the chip failure alarm is true, but the prediction is one chip failure rather than two chip failures which is false.
Consequently, it has been concluded that V GE(pre−th) is highly dependent on R G (ext) . When the same R G (ext) is utilized, the impact of temperature changes on R G (ext) can be ignored. Whereas when R G (ext) is physically changed, different R G (ext) values will lead to different results, but the fundamental V GE(pre−th) principle remains. Therefore, any physical change of R G (ext),on by more than 1% requires a re-calibration of V GE(pre−th) .
C. Changes in V GG
The impact of changes in the gate driver supply voltage, V GG , has been investigated due to the relation with V GE(pre−th) in (2). The gate driver used includes voltage regulation for a reliable V GG (ON) to +15 V for IGBT turn-ON, and −10 V (V GG (OFF) ) for IGBT turn-OFF is not regulated as it provides the compensation when V GG (ON) fluctuates [52] . Equation (2) shows a direct relation of V GE(pre−th) with V GG (OFF) . Consequently, if V GG (OFF) varies, V GE(pre−th) varies too. Given V GG fluctuation, component tolerances, and temperature dependence of the gate driver components, the impact of 2% and 5% error on −10 V V GG (OFF) resulting in −9.8 and −9.5 V has been investigated. Fig. 12(a) shows the voltage waveform for a 2% change in V GG (OFF) , and Fig. 12(b) shows a comparison between 2% and 5% error compared to −10 V in V GG (OFF) . Fig. 12(b) shows that there is enough margin in V GE(pre−th) between every chip failure to allow signaling the detection of chip failures. Fig. 12(b) also shows repeatability in the context of changes in V GG (OFF) during two measurements. For example, if voltage fluctuations cause an error of 5% in V GG (OFF) during baseline condition, V GE(pre−th) is in the order of 1.9 V following Fig. 12(b) . This is 100 mV under the threshold margin that flags up 1 chip failure, as described in Section V-B. If the voltage fluctuation disappears so that V GG (OFF) stabilizes back to −10 V and a chip has failed during that period, then the second V GE(pre−th) reading results in 2.1 V [from Fig. 12(b) ]. This value is within the reference to flag up 1 chip failure in the lookup table (2.0 to 2.8 V). Consequently, the proposed circuit is immune to V GG (OFF) fluctuations up to 5%. If, however, a higher error is expected then a voltage sensor should be added to measure V GG (OFF) . This information can then be processed to correct the value of V GE(pre−th) .
D. Repeatability
The previous sections have so far demonstrated the impact of V dc−link , T v j , R G (ext) , and V GG (OFF) on the V GE(pre−th) measurement for one power module to determine chip failures. A second DIM800NSM33-F IGBT power module has been used to show if the proposed method produces the same results in terms of chip failure detection. Fig. 13 shows the measurement results conducted on two DIM800NSM33-F IGBT power modules (Modules A and B). Results at T v j = 20
• C are portrayed in Fig. 13 , where for the same fixed time delay (1.2 μs) , the recorded errors are: 4.0% at baseline, 10.3% with 1 chip failure and 6.7% with 2 chip failures. Even though there are errors in the measurement and the errors are different, chip failure prediction by V GE(pre−th) is repeatable based on the same decision statement used before: V GE(pre−th) < 2.0 V: baseline; 2.0 V < V GE(pre−th) < 2.8 V: 1 chip failure; and V GE(pre−th) > 2.8 V: 2 chip failures.
VI. V GE(pre−th) PRACTICAL IMPLEMENTATION
On the premise of a known baseline value, two methods can normally be carried out for signal acquisition of the V GE(pre−th) profile. First, a snapshot measurement of V GE(pre−th) can be taken at a fixed time instant corresponding to a predefined threshold value during the V GE ramping up. Alternatively, a fixed V GE(pre−th) can be related to the lapse in time taken to reach V GE(pre−th) . The results obtained in this paper are based on the former method where the time is fixed and V GE(pre−th) is measured.
IGBT gate turn-ON transients are in the order of hundreds of nanoseconds; thus, precise measurements necessitate a fast-respond triggering function and high-bandwidth sampleand-hold (S/H) amplifiers to track the signal. Fig. 14 shows a simplified schematic of the hardware implementation for V GE(pre−th) measurement, which was embedded in the DIM800NSM33-F gate driver. Fig. 14 shows the measurement points marked A, B, C, and D, where V GD(cs) (gate driver control signal), V GE , V GE(pic) (V GE analog input to a programmable interrupt controller (PIC) for V GE(pre−th) measurement), and V GE(pre−th) signals are measured from, respectively. The input buffer uses an operational amplifier (op-amp) to ameliorate the source impedance as the first stage in collecting V GE(pre−th) . The buffer also prevents the V GE(pre−th) measurement circuit from loading the gate driver. In this way, the gate's normal operation is not affected, and thus, the proposed V GE(pre−th) monitoring interface is suitable for online applications.
An edge detector is also shown in Fig. 14 . The gate driver applies −10 V to maintain the OFF state of the IGBT. Following a turn-ON command, the gate input capacitance is charged by a +15 V gate voltage supply and V GE starts to rise from −10 V. The edge detector is used to monitor the V GE rising process, and when it reaches −8 V, the edge detector sets off a delay counter in the PIC via a general purpose input-output (GPIO) pin on the PIC. The PIC utilized is PIC18F24K22, with a clock speed of 64 MHz. A delay of 1.2 μs has been predetermined to trigger the S/H circuit. After a 1.2 μs delay, an analog-to-digital converter (ADC) in the PIC measures V GE(pre−th) . To allow the precise acquisition of V GE(pre−th) the PIC code enables the ADC module at the same time when the time delay counter is started by the edge detector and configures it ready to measure V GE(pre−th) . When the 1.2 μs time delay is reached, the V GE(pre−th) sample is acquired immediately by the ADC. The V GE(pre−th) technique only requires a single sample at a time. Hence, the fast-rising V GE does not need to be tracked. If assurance is required, the proposed single V GE(pre−th) measurement process can be repeated. A lookup table is included in the PIC using a simple code with the V GE(pre−th) threshold values for different IGBT chip failure count. Thus, the measured V GE(pre−th) value, as well as the on-going chip failure count of the IGBT, are provided.
V GE(pre−th) is more pronounced in the V GE region between the zero crossing and 5 V, which are within the voltage rating of the PIC pins. Thus, a diode and a Zener diode combination has been utilized, as shown in Fig. 14 , to allow only the V GE portion between 0 and 5 V to progress through to the PIC. This protects the PIC from overvoltage and negative voltage. Fig. 14 also shows galvanic isolation of the gate driver input as well as the V GE(pre−th) output. These isolation barriers are necessary to protect users as well as the associated low voltage components and equipment from the HV environment on the IGBT power module's collector-emitter circuit.
A. V GE(pre−th) Measuring Techniques
As the proposed V GE measurement is before the threshold V GE(th) , at which the IGBT switches ON, V GE(pre−th) measurements can be conducted in two modes: Mode 1 is during the turn-ON period that is signaled by the PWM controller, and Mode 2 during the OFF state of the IGBT, which is determined by the PWM signal. In both cases, the same information about the chip failure(s) can be detected.
1) Mode 1:
This is when V GE(pre−th) measurements are collected online during the normal IGBT switching operation. The IGBT is thus driven normally, and V GE continues to its full gate voltage of 15 V of the normal duty cycle.
In Fig. 15 , V GE(pre−th) of 1.8 V is successfully measured online in a typical PWM at 20°C for a healthy power module. The frequency of the PWM is 1 kHz, which is typically used in HV applications [58] . In each pulse, V GE(pre−th) is measured at the required time instant of 1.2 μs after V GE starts rising from −10 V. The measured V GE(pre−th) is then available approximately 10 μs later after the measurement event, which is caused by the processing time of the ADC employed. A faster ADC may be utilized, but this is not necessary because in health monitoring, wear out failures are gradual and slow compared to switching frequencies thus time can be afforded for processing and transfer of data to a host computer.
2) Mode 2: In this mode, the PWM signal is low, and the IGBT is in the OFF state. An interrupt routine, which determines the health measurement overrides the OFF status of the PWM signal and triggers the gate driver with a duty cycle that allows only enough time to produce the required V GE transient at which V GE(pre−th) is measured and then turning OFF the IGBT. In this way, the status of V CE and I C is not affected: V CE remains in the blocking state; thus, the switch never turns ON. This mode can be extended to test IGBTs during standby where for a longer period of time, the devices are OFF. Fig. 16 shows such a premature V GE pulse for testing V GE(pre−th) during the OFF time of the IGBT. The pulse lasts only 2 μs. Activation of this premature pulse must be considered in the controller. Hence, the test is only possible when the IGBT is in the OFF state at the end of the premature pulse and before the next PWM pulse. Fig. 16 shows the successful V GE(pre−th) measurement of 1.8 V at 20°C for a healthy power module similar to Mode 1 above. Table II shows the results using the V GE(pre−th) measurement circuit in Fig. 14 . The measurements are conducted on different DIM800NSM33-F IGBT power modules from the same manufacturing batch as the modules tested in Section V. The lookup table is derived from the characterization of the IGBT modules presented in Section V. The results show successful implementation as the correct information about the chip failure count is obtained according to the lookup table.
VII. CONCLUSION
A new HSP for IGBT chip failure monitoring in multichip IGBT modules was proposed. The method is V GE(pre−th) , which takes place during the V GE transient for turning ON the IGBT. V GE(pre−th) is measured at a defined time instant between V GE zero-crossing and the threshold voltage. V GE(pre−th) thus requires less hardware with only a voltage sensor and a counter. Practical results reveal a good V GE(pre−th) performance with IGBT chip failures with an average sensitivity of 500 mV per chip failure.
The hardware implementation of V GE(pre−th) has been described. Two techniques have been illustrated where an IGBT can be tested during IGBT turn ON as well as during the OFF state. In both cases, the same information about number of chip failure(s) can be detected, which makes V GE(pre−th) more versatile than any other HSP. The proposed circuit has been successfully implemented on the IGBT gate driver and the correct information about the chip failure count has been obtained. A limitation of the method is that detection of singular bond-wire failures are not possible. However, for multichip power modules, the loss of a single or few bond wires will not affect the normal operation or the capability of the power module.
Since it is based on the low-voltage gate side rather than the HV collector side of the IGBT, V GE(pre−th) does not require high voltage isolation nor high voltage insulation. V GE(pre−th) shows a good temperature immunity and high sensitivity to chip failures. However, V GE(pre−th) is highly dependent on R G (ext) . While the impact of temperature changes on R G (ext) can be ignored, the physical alteration of R G (ext) in excess of 1% requires a recalibration of V GE(pre−th) . Other influences like gate driver voltage fluctuations have also been investigated. The method performs well with a 5% fluctuation in V GG (OFF) .
V GE(pre−th) is applicable to standard multichip IGBT power modules such as 3.3, 4.5, and 6.5 kV IGBT modules as they have similar structures. Future work will aim to demonstrate the performance of V GE(pre−th) in an operative converter configuration and to apply the method to different IGBT types like press-pack IGBT power modules. Her current research interests include reliability of power semiconductor devices, active power filters, and switching power supplies.
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